According to the Adafruit Blog, Verible is a parsing tool designed for SystemVerilog—the IEEE standard hardware description language used in digital design. Originally created to parse un-preprocessed source files, it's proving useful for developer tools like code linters and formatters. The project can also work with preprocessed files, making it a versatile utility for hardware engineers working with SystemVerilog code.

Listen to this story

Hear this and more stories in a personalized audio briefing.

Open The Chonkerton