A practical implementation for a PCIe Gen2/Gen3 1:2 Analog MUX

According to Adafruit Blog, hardware engineer Mirosław Folejewski has published a fully tested design for a one-to-two PCIe multiplexer — a circuit that routes high-speed signals between two independent endpoints. The design maintains signal integrity at five gigabits per second for PCIe Gen2, or eight gigabits per second for Gen3 — speeds essential for embedded systems and carrier boards that need flexible routing of a single lane. This practical implementation solves a real problem for engineers designing high-speed embedded hardware.

Listen to this story

Hear this and more stories in a personalized audio briefing.

Open The Chonkerton